

WHAT IS CLAIMED IS:

1. A method comprising:

a memory circuit receiving a data frame to be subsequently transmitted to a destination device via a switching fabric, wherein the data frame comprises header and data fields, and wherein the switching fabric comprises a plurality of data ports through which data frames enter or exit the switching fabric;

selecting a first multi-bit value [MASK] from a plurality of first multi-bit values according to the data contained in the one of the header fields, wherein the selected first multi-bit value comprises a plurality of bits;

selecting a second multi-bit value [FPOE] from a plurality of second multi-bit values according to the data contained in the one of the header fields, wherein the selected second multi-bit value comprises a plurality of bits;

wherein the bits of each of the first and second multi-bit values corresponds, respectively, to the plurality of data ports;

bit wise logically ANDing the selected first and second multi-bit values to produce a third multi-bit value;

adding the third multi-bit value to a header field of the received data frame;

transmitting the received data frame from the memory circuit to the switching fabric after adding the third multi-bit value to the received data frame;

the data frame exiting the switching fabric through one or more data ports thereof in accordance with the values of the bits of the third multi-bit value.

2. The method of claim 1 wherein the memory circuit is coupled to the switching fabric via a first pair of the plurality of data ports.

3. The method of claim 2 wherein the data frame is transmitted to the switching fabric via one of the first pair of the plurality of data ports.

1 4. The method of claim 1 wherein the destination device is coupled to the
2 switching fabric via a second pair of the plurality of data ports.

1 5. The method of claim 4 where the data frame is transmitted to the
2 destination device via one of the second pair of the plurality of data ports.

1 6. The method of claim 1 wherein each bit of the first multi-bit value is set to
2 logical 1 or logical 0, wherein each bit set to logical 1 corresponds, respectively, to one of
3 the plurality of data ports through which the data frame may exit the switching fabric to
4 reach the destination device.

1 7. The method of claim 4 wherein each bit of the second multi-bit value is set
2 to logical 1 or logical 0, wherein a first of two bits of the second multi-bit value is set to
3 logical 1, wherein a second of the two bits of the second multi-bit value is set to logical 0,
4 and wherein the two bits correspond, respectively, to the second pair of the plurality of
5 data ports.

1 8. The method of claim 1 wherein only one bit of the third multi-bit value
2 that is set to logical 1, and wherein the one bit corresponds to a particular data port of the
3 plurality of data ports through which the data frame must exit the switching fabric to
4 reach the destination device.

1 9. An apparatus comprising:
2 a memory circuit configured to receive a data frame to be subsequently
3 transmitted to a destination device via a switching fabric, wherein the data
4 frame comprises header and data fields, and wherein the switching fabric
5 comprises a plurality of data ports through which data frames enter or exit
6 the switching fabric;
7 a first circuit coupled to the memory circuit, wherein the first circuit is configured
8 to receive data from one of the header fields, and wherein the first circuit
9 is configured to produce a first multi-bit value in response to receiving the
10 data;
11 a second circuit coupled to the memory circuit, wherein the second circuit is
12 configured to receive the data, and wherein the second circuit is
13 configured to produce a second multi-bit value in response to receiving the
14 data;
15 a third circuit coupled to the first and second circuits, wherein the third circuit is
16 configured produce a third multi-bit value in response to receiving the first
17 and second multi-bit values from the first and second circuits,
18 respectively, wherein the third circuit is configured to add the third multi-
19 bit to a header field of the data frame;
20 wherein the memory circuit is configured to transmit the data frame to the
21 switching fabric after the third multi-bit value is added to the header field;
22 wherein the third multi-bit value identifies one of the plurality of data ports
23 through which the data frame must exit the switching fabric to reach the
24 destination device.

1 10. The apparatus of claim 9 wherein the memory circuit is coupled to the
2 switching fabric via a first pair of the plurality of data ports.

1 11. The apparatus of claim 9 further comprising the switching fabric and the
2 destination device, wherein the destination device is coupled to the switching fabric via a
3 second pair of the plurality of data ports.

1 12. The apparatus of claim 9 wherein each bit of the first multi-bit value is set
2 to logical 1 or logical 0, wherein each bit set to logical 1 corresponds, respectively, to one
3 of the plurality of data ports through which the data frame may exit the switching fabric
4 to reach the destination device.

1 13. The apparatus of claim 9 wherein each bit of the second multi-bit value is
2 set to logical 1 or logical 0, wherein each bit of the second multi-bit value that is set to
3 logical 1 corresponds to a respective one of the plurality of data ports through which the
4 first data frame may exit the switching fabric to reach one of a plurality of devices
5 coupled to the switching fabric.

1 14. The apparatus of claim 9 wherein the third circuit is configured to bit wise
2 logically AND the first and second multi-bit values.

1 15. The apparatus of claim 9 wherein only one bit of the third multi-bit value
2 that is set to logical 1, and wherein the one bit corresponds to a particular data port of the
3 plurality of data ports through which the data frame must exit the switching fabric to
4 reach the destination device.

1 16. An apparatus comprising:
2 a buffer configured to receive a data frame to be transmitted to a destination
3 device via a switching fabric, wherein the switching fabric comprises a
4 plurality of data ports through which data frames enter or exit the
5 switching fabric;
6 a routing data generation circuit coupled to the buffer, wherein the routing data
7 generation circuit is configured to generate and add routing data to the
8 data frame received by the buffer, wherein the routing data identifies one
9 of the plurality of data ports through which the data frame will exit the
10 switching fabric to reach the destination device;
11 wherein the buffer is configured to transmit the received data frame to the
12 switching system after the routing data generation circuit adds the routing
13 data to the data frame.

1 17. The apparatus of claim 16 wherein the buffer is coupled to the switching
2 fabric via first and second data ports thereof.

1 18. An apparatus comprising:
2 a memory circuit configured to receive a data frame to be transmitted to a
3 destination device via a switching fabric, wherein the switching fabric
4 comprises a plurality of data ports through which data frames enter or exit
5 the switching fabric;
6 means coupled to the memory circuit, to generate and add routing data to the data
7 frame received by the memory circuit, wherein the routing data identifies
8 one of the plurality of data ports through which the data frame will exit the
9 switching fabric to reach the destination device;
10 wherein the memory circuit is configured to transmit the received data frame to
11 the switching system after the means adds the routing data to the data
12 frame.

1 19. The apparatus of claim 18 wherein the memory circuit is coupled to the
2 switching fabric via a first pair of the plurality of data ports.

1 20. A method comprising:
2 a memory circuit receiving a data frame to be transmitted to a destination device
3 via a switching fabric, wherein the switching fabric comprises a plurality
4 of data ports through which data frames enter or exit the switching fabric;
5 generating and adding routing data to the data frame received by the memory
6 circuit, wherein the routing data identifies one of the plurality of data ports
7 through which the data frame will exit the switching fabric to reach the
8 destination device;
9 the memory circuit transmitting the received data frame to the switching system
10 after the means adds the routing data to the data frame.

1 21. A computer readable medium storing instructions executable by a computer
2 system to implement a method, the method comprising:
3 a memory circuit receiving a data frame to be transmitted to a destination device
4 via a switching fabric, wherein the switching fabric comprises a plurality
5 of data ports through which data frames enter or exit the switching fabric;
6 generating and adding routing data to the data frame received by the memory
7 circuit, wherein the routing data identifies one of the plurality of data ports
8 through which the data frame will exit the switching fabric to reach the
9 destination device;
10 the memory circuit transmitting the received data frame to the switching system
11 after the means adds the routing data to the data frame.

AUGUST 2019
U.S. PATENT AND TRADEMARK OFFICE
U.S. DEPARTMENT OF COMMERCE
1100 LEAVITT PLACE, SUITE 100
WILMINGTON, DE 19801-3414
TELEPHONE: (302) 435-7300
FAX: (302) 435-7300
E-MAIL: USPTO-TELECOM@USPTO.GOV
INTERNET: [WWW.USPTO.GOV](http://www.uspto.gov)